Conference paper
Hardware Implementation
IF: 0
Conference

High Precision FPGA Implementation of Neural Network Activation Function

F. Ortega-Zamorano, J. M. Jerez, G. Juárez, J. O. Pérez, L. Franco

Proceedings of the IEEE Symposium Series on Computational Intelligence (SSCI'2014)2014Vol. : 55-60
0
Citas
0
Visualizaciones
N/A
Descargas
N/A
Altmetric Score
1/12/2014
Publicado
Resumen

This work presents a high precision FPGA implementation of neural network activation functions. The approach achieves superior numerical accuracy while maintaining computational efficiency, addressing the challenge of implementing non-linear functions in fixed-point hardware.

Palabras Clave
FPGA
Activation Functions
Neural Networks
High Precision
Hardware Implementation
Fixed-Point Arithmetic
Información de Publicación
Páginas
55-60
Publicado
1/12/2014
Métricas de Impacto
Citas0
Factor de Impacto0
Cuartil
Conference
0